12-23-03: 3:15PM: , ;19496600809 # 4/ 1

Application No.: 09/853,005

Docket No.: JCLA5312

<u>REMARKS</u>

Present Status of the Application

In response to the Second Office Action dated Sep. 17, 200, Applicants respectfully

request consideration of the following discussion on the rejection to the pending claims. No

claims have been canceled, no claims have been added, and no claims have been amended.

Accordingly, Claims 1-16 remain pending in the present application.

In the third Office Action, the Office Action rejected Claims 1-9 under 35 U.S.C. §103(a)

as being unpatentable over Ziegler. The Office Action also rejected Claims 10, 12 and 13 under

35 U.S.C. §103(a) as being unpatentable over Ziegler in view of Handy "The Cache Memory

Book" (Handy).

The Examiner also indicated that claim 11 would be allowable if rewritten in independent

form including all of the limitations of the base claim and any intervening claims. The

Examiner further indicated that claims 14-16 were allowed. Applicants appreciate this

indication of allowable subject matter.

Concerning The Rejection Of Claims 1-9 Under 35 U.S.C. §103(A) As Being Unpatentable

Over Ziegler

Applicants respectfully submit that claim 1 patently defines over the cited prior art for at

least the reasons stated in the response to the previous office action, and further in view of the

reasons set forth as followed.

Page 2 of 8

12-23-03; 3:15PM: , ;19496600809 # 5/ 13

Application No.: 09/853,005 Docket No.: JCLA5312

The Office Action restated that claim 1 is being rejected by Ziegler because "a cache is a specialized buffer therefore Ziegler's cache reads on Applicants' buffer." In addition, even the Ziegler does not disclose the "peripheral device interface controller installed within the control chip," however, it is well known in the art the benefit for incorporation of separate modules that are in direct communication on the same chip.

Regarding The Cache 166 Of Figure 2 In Ziegler

Applicants do not agree with the assertions. The Office action, in response to the Amendment, cited a WordNet definition of a cache as "RAM memory that is set aside as a specialized buffer storage that is continually updated; used to optimize data transfers between system elements with different characteristics" and concluded that a cache is a specialized buffer therefore Ziegler's cache reads on Applicants' buffer. However, the "data buffer" defined in the claim 1 is totally different from the "element 166" of figure 2 in Ziegler.

As defined in claim 1, "a data buffer located within the control chip for holding a data stream read from the memory unit so that <u>data required by the peripheral device bus are provided</u>", the data stream holding in the data buffer is required by the <u>peripheral device bus</u>. However, regarding the cache 166 of figure 2 in Ziegler, the <u>memory cache 166</u> is used for the <u>coherent transaction check, instead of data for the peripheral device bus</u>. As stated in col.11, lines 42-55 in Ziegler, "<u>in FIFO order, coherent transactions stored in CCC queues 164</u> and 168 are checked against memory caches 166 and 170, respectively." The memory caches

Page 3 of 8

12-23-03; 3:15PM: , ;19496600809 # 6/ 1

Application No.: 09/853,005 Docket No.: JCLA5312

166 and 170 of the memory modules, in Ziegler, are <u>used for the CPU being relieved of the</u> task of sending cache coherency checking requests to the various modules.

Regarding the definition of the "Cache", as defined in the IEEE The Authoritative Dictionary of IEEE Standards Terms, attached herewith for reference, a cache is "(1) A buffer inserted between one or more processors and the bus, used to hold currently active copies of the blocks from main memory. (2) A small portion of high-speed memory used for temporary storage of frequency-used data, instructions, or operations." Furthermore, a cache memory is defined as "(1) A buffer memory inserted between one or more processors and the bus, which is used to hold currently active copies of blocks of information from main memory. (2) A buffer memory inserted between one or more processors and the bus, used to hold currently active copies of blocks from main memory. Cache memories exploit spatial locality by what is brought into a cache. Temporal locality is exploited by the strategy employed for determining what is removed from the cache." In according to the definition in the IEEE The Authoritative Dictionary of IEEE Standards Terms, the "data buffer" located within the control chip for holding a data stream read from the memory unit so that data required by the peripheral device bus are provided, which is different from the cache 166 of figure 2 in Ziegler, for the CPU being relieved of the task of sending cache coherency checking requests.

12-23-03; 3:15PM; : :19496600809 # 7/ 13

Application No.: 09/853,005 Docket No.: JCLA5312

Regarding The Controller Subelement Within Element 114 Of Figure 2 In Ziegler

Regarding that the Ziegler does not disclose the "peripheral device interface controller

installed within the control chip," however, the Office action asserted that it is well known in the

art the benefit for incorporation of separate modules that are in direct communication on the

same chip. Applicants do not agree with the assertions.

As stated in col.11, lines 42-55 in Ziegler, "in FIFO order, coherent transactions stored in

CCC queues 164 and 168 are checked against memory caches 166 and 170, respectively. In

FIFO order, coherent transactions stored in CCC queues 164 and 168 are checked against

memory caches 166 and 170, respectively, and the results are reported to main memory

controller 114 on lines 152 and 142, respectively. The results are stored on the scoreboard

until all modules have reported for the transaction in question. Main memory controller 114

compares the number of coherent transactions responded to on lines 152 and 142 against the

number of coherent transactions listed in scoreboard 178 to determine the full/empty status

of CCC queues 164 and 168."

If the main memory controller 114 is incorporated into the same chip, as asserted in the

Office Action, the Main memory controller 114 could not compare the number of coherent

transactions from all modules against the number of coherent transactions listed in scoreboard

178 to determine the full/empty status of CCC queues 164 and 168. As clearly defined in

MPEP 2143.02, it is well defined that "the prior art can be modified or combined to reject claims

as prima facie obvious as long as there is a reasonable expectation of success." In re Merck &

Co., Inc., 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). The Applicants respectfully request

Page 5 of 8

12-23-03; 3:15PM: : 19496600809 # 8/ 1

Application No.: 09/853,005

Docket No.: JCLA5312

for traverse of the rejection because the Office Action fails to establish a reasonable expectation

of success.

Thus, independent claim 1 is allowable over the prior art of record, and then its dependent

claims 2-9 are allowable as a matter of law, because these dependent claims contain all features

and elements of their respective independent claim 1 and further in view of the reasons set forth

in the previous responses.

The rejection of claims 1-9, therefore, should be withdrawn.

Concerning the Rejection of Claims 10, 12, and 13 under 35 U.S.C. §103(a) as being

unpatentable over Ziegler, in view of Handy

The Office Action has rejected Claims 10, 12 and 13 under 35 U.S.C. §103(a) as being

unpatentable over Ziegler in view of Handy "The Cache Memory Book" (Handy).

In making the rejection, the Office Action correctly acknowledges that Ziegler neither

discloses nor suggests a control chip includes a peripheral device interface controller and a data

buffer, in view of the reasons set forth above. Furthermore, Ziegler neither discloses nor

suggests the central processing unit uses a MOESI protocol, and "modified state" and "exclusive

state" for the cache data stream, as addressed in claim 10.

There is no requisite teaching, suggestion or motivation to combine the teachings of

means of "MOESI protocol" in the Handy with the Ziegler to render claim 10 obvious to people

of ordinary skill in the art. Furthermore, neither of the references applied against claim 10,

along or in combination, shows or suggests that "when the cache data stream is in a modified

Page 6 of 8

Application No.: 09/853,005 Docket No.: JCLA5312

state and if the data buffer executes a read operation from an address in memory that corresponds to the cache data stream, the peripheral device interface controller inform the central processing unit to set the cache data stream into an owner state; and when the cache data stream is in an exclusive state and if the data buffer executes a read operation from the corresponding address, the peripheral device interface controller will inform the central processing unit to set the cache data stream into a shared state", as addressed in claim 10.

Incorporated reasons of independent claim 10 being distinguished over Ziegler in view of Handy set forth above, the claim 10 is allowable over the prior art of record, then its dependent claims 12 and 13 are allowable as a matter of law, because these dependent claims contain all features and elements of their respective independent claim 10.

12-23-03; 3:15PM; :19496600809 # 10/ 13

Application No.: 09/853,005

Docket No.: JCLA5312

CONCLUSION

For at least the foregoing reasons, it is believe that all pending claims 1-16 are in proper condition for allowance. If the Examiner believes that a conference would be of value in expediting the prosecution of this application, he is hereby invited to telephone the undersigned counsel to arrange for such a conference.

Date: 12/23/2003

4 Venture, Suite 250 Irvine, CA 92618 Tel.: (949) 660-0761

Fax: (949) 660-0809

Respectfully submitted, J.C. PATENTS

Jiawei Huang

Registration No. 43,330

Application No.: 09/853,005

Docket No.: JCLA5312

The Authoritative Dictionary of IEEE Standards Terms

Seventh Edition





Application No.: 09/853,005

Docket No.: JCLA5312



Trademarks and disclaimers

IEEE believes the Information in this publication is accurate as of its publication date; such information is subject to change without notice. IEEE is not responsible for any inadvertent errors.

Other tradenames and trademarks in this document are those of their respective owners.

The Institute of Electrical and Electronics Engineering, Inc. 3 Park Avenue, New York, NY, 10016-5997, USA

Copyright © 2000 by the Institute of Electrical and Electronics Engineers, Inc. All rights reserved. Published December 2000. Printed in the United States of America.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

To order IEEE Press publications, call 1-800-678-IEEE.

Print: ISBN 0-7381-2601-2

SP1122

See other standards and atandards-related product listings at: http://standards.ieee.org/

The publisher believes that the information and guidance given in this work serve as an enhancement to users. all parties must rely upon their own skill and judgement when making use of it. The publisher does not assume any liability to anyone for any loss or damage caused by any error or omission in the work, whether such error or omission is the result of negligence or any other cause. Any and all such liability is disclaimed.

This work is published with the understanding that the IEEE is supplying information through this publication, not attempting to render engineering or other professional services. If such services are required, the assistance of an appropriate professional should be sought. The IEEE is not responsible for the statements and opinions advanced in this publication.

Library of Congress Cataloging-in-Publication Data

IEEE 100: the authoritative dictionary of IEEE standards terms.-7th ed.

p. cm. ISBN 0-7381-2601-2 (paperback : alk. paper)

Electric engineering — Dictionaries. 2. Electronics — Dictionaries. 3. Computer engineering — Dictionaries. 4. Electric engineering — Acronyms. 5. Electronics — Acronyms. 6. Computer engineering — Acronyms. 1. Institute of Electrical and Electronics Engineers.

TK9 .128 2000 621.3'03-dc21

00-050601



Application No.: 09/853,005

Docket No.: JCLA5312

cable spreading ros

135

cage antenna

be physical layer appe

(C/MM) 1394 192 rive CATV equipments axial mahle. This see U' information signal (LM/C) 802.7-1939.

ero cables out of a tops
of repulling the cable
for repulling the cable
lback is normally per
of a conduit system
of additional cable
(PEAC) 1185-199 (PE/IC) 1185-1991 wall of a manhole

pport for cables. (T&D/PE) [10] le is wound, include acciated brushes, by te between the ma-mining device and n. Note: The drum ydraulic motor, or TECAMEND [119] mntrol) A FAST. with appropriate (NID) 960-1993 round cables) A

D/IC) [4], [10] \$ spice) and elecne-type cables, 2 of which one 7, C2.2-1960 ed to insulate from the meovable cable structure for x. See also: using box. [107], [108] A conduct-in or sheet 16, so cooface of the otential of round, See 89-1988w n) (cable ind shleid d over the furtor of

red band

of por 1) [119]

ystem enclosure

For coming to all parts of the plant.

(PE/EDPG) 422-1977 FEFEDRO 422-1977

Signers enclosure (nuclear power generating station)

Solo penetration fire stops, fire breaks, and system exSolores) An assembly installed atound a cable system to

Music incircuit integrity, for a specified time, of all circuits

mills the enclosure when it is exposed to the most severe

the that may be expected to occur in the area.

PENUMEDRO 690-1984; \$25-1992;

The content of the provides insulated corrections of the content o

Technical (1) A device that provides insulated egress for the conductors. 5)-manyour termination. (NESC) C2-1997 3272 (power work) A device that seals the end of a cable and provides insulated egress for the conductors. 5)-manyon-replaced end bell. (PB/T&D) [10]

at head; end bell.

sable terraination Parts assembled onto the end of the cable to
mprovide the electrical and mechanical interface irro the guainstituted environment. Typically this includes a solid bustation burner between the cable/cable fluid and the gas insutation burner between the cable/cable fluid and the gas insutation burner between the cable/cable fluid and the gas insutation burner between the cable/cable fluid and the gas insuat; end bell.

y halon of the GIS.

(PEIC) 1300-1996

eable tilt (ons) The amount of RP signal attenuation by a given
outsid cable. Cable attenuation is mainly a function of signal
frequency, cable length, and diameter. Cables attenuate
higher frequency signals more than lower frequency signals
(silt). Cable losses are usually referenced to the highest frequency carried (greatest loss) on the cable (LM/C) 802.7-1989r

eable tray (1) (raceway systems for Class 1E circuits for auwhat area (1) (raceway systems for Class 1E circuits for au-clear power generating stations) A prefabricated nests acc-way with or without covers consisting of sideralts and bottom support sections. Bottom support sections may be ladder, rough, or solid. (PRAN) 628-1957; (2) (electric power systems in commercial buildings) A unit or assembly of units or sections, and associated fixings, made of metal or other noncombustible material forming a contin-uous rigid structure used to support cables. (AP/NSI) 241-1990r

(LA/PSE) 241-1990r (3) A raceway resembling a ladder and usually constructed of metal. Other styles of trays include solid-bordom and channel

type. (PERC) 600-1770(6) A continuous rigid structuse used to support cables. Cable
trys include ladders, troughts, channels and other similar
structures. Condoins are not included in this category.

(PERC) 817-1993
(PERC) 817-1993-

cable tray system (raceway systems for Class 1E circuits for nuclear power generating stations) An assembly of mentile cable tray sections, fittings, supports, anchorages, and occu-sories that form a structural system to support wise and cables, (PE/NP) 628-1987r

cable TV A communication system that simultaneously distrib several different channels of broadcast prog other information to customers via a coaxial cable. Previously called community antenna television (CATV).

(LM/C) 802.7-1989r

cable type (anclear power generaling station) A cable type for purposes of qualification testing shall be representative of those cables having the same materials, similar construction, and service rating, as manufactured by a given manufacturer.
(PE/NP) 380-1975w

cable value See: manhole.

cable value See: manhole.

cab signal (1) A signal located in the eaginemen's compartment
or cab indicating a condition affecting the movement of a train
or engine and used in conjunction with interlocking signals
and in conjunction with or in lieu of block signals. See aftoautomatic train control.

(EEC/PE) [119]

automatic train control.

(EEC/PE) [119]

(2) (system) A signal located in the cab, indicating a condition affecting the movement of a brain and med in conjunction with interlocking signals and in conjunction with or in lieu of (VT) 1475-1999

obock (I) A buffer inserted between one or more processors and
the bus, used to hold currently active copies of blocks from
main memory. (C/BA) 895.3-1993w

(2) A small portion of high-speed memory used for temporary storage of frequently-used data, instructions, or operands. See also: instruction eache; disk cache; high-speed buffer, each-ing; cache architecture; data eache; eacho memory.

(C) 610.10-1994w (J) See also: copy. (C/PA) 1328.2-1993w, 1224.2-1993w eache cuherence A system of caches is said to be coherent with ect to a cache line if each cache and main memory in the coherence domain observes all modifications of that same cache line. A modification is said to be observed by a cache when any subsequent read would return the newly written

(C/BA) 1014.1-1994w, 10857-1994, 896.3-1993w, 896.4-1993w

cache agent A module that uses split transactions to assume all the rights and responsibilities of some number of remote cache modules. (C/BA) 895.4-1993w

cache line (1) Often called simply a "line," The unit of data on which coherence checks are performed, and for which coherence tog information is maintained. In SCI, a time consists of

ence tag information is maintained. In Socia 2011.

66 data bytes. (MMAC) 1596-1992

62 Often called simply a "line." The block of memory (sometimes called a "sector") that is managed as a unit for coherence purposes; i.e., cache tags are maintained on a per-line basis. SCI directly supports only one line size, 64 bytes. (C/MM) 1596-1993

(3) Often simply called a "line," the block of memory (sometimes called a sector) that is managed as a unit for coherence purposer; i.e., cache tags are maintained on a per-line basis. Although this SCI line size influenced the RamLink packet sizes, coherence protocols are beyond the scope of this standard.

(C/MM) 1596-4-1996

ache architecture (A) A computer architecture that employs an extremely high-speed memory block, called a cache, in which data is stored. (B) The organization of cache memory; for example, direct mapped cache, two-way set associative cache. (C) 610.10-1994

cache bit See: bit

cache likt See: mi.
caching The process of accessing a cache.
(C) 610.10-1994w

cache memory (1) A buffer memory inserted between one or more processors and the bus, which is used to hald curreally active copies of blocks of information from main memory. (C/BA) 1014.1-1994w

(C/BA) 1014.1-1994w
(2) A buffer memory inserted between one or more processors and the bus, used to hold currently active copies of blocks from main memory. Cache memories exploit spatial locality by what is brought into a cache. Temporal locality is exploited by the strategy employed for determining what is removed from the cache.
(C/BA) 10357-1994, 896.4-1993w

CAD See: computer-aided design.

CADD See: computer-sided design and drafting.

CADEM See: computer-aided engineering; computer-aided manufacturing; computer-aided design.

CADF See: commutated antenna direction finder.

CADM See: computer-aided manufacturing: computer-aided

CAE See: computer-aided engineering; computer-aided

cage (1) A system of conductors forming an essentially continuous conducting mesh or network over the object protected and including any conductors necessary for interconnection to the object protected and an adequate ground. See also to the copies promised and the feether of the feeth

cage antenna A multi-wire element whose wires are so disposed as to resemble a cylinder, in general of circular cross section; for example, an elongated cage. (AP/ANT) 145-1993

Best Available Copy